Skip to content

Commit

Permalink
Bump submodule
Browse files Browse the repository at this point in the history
  • Loading branch information
@pbing
pbing committed Dec 21, 2019
1 parent 151aa0a commit 1c2f0d2
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion ibex
Submodule ibex updated 99 files
+1 −0 dv/cs_registers/tb/tb_cs_registers.sv
+2 −2 dv/uvm/Makefile
+19 −7 dv/uvm/common/ibex_mem_intf_agent/ibex_mem_intf_slave_seq_lib.sv
+6 −3 dv/uvm/env/core_ibex_env_cfg.sv
+1 −0 dv/uvm/ibex_dv.f
+1 −1 dv/uvm/riscv_dv_extension/csr_description.yaml
+21 −4 dv/uvm/riscv_dv_extension/testlist.yaml
+3 −3 dv/uvm/tests/core_ibex_base_test.sv
+18 −1 dv/uvm/tests/core_ibex_seq_lib.sv
+29 −18 dv/uvm/tests/core_ibex_test_lib.sv
+31 −12 dv/uvm/tests/core_ibex_vseq.sv
+2 −0 ibex_core.core
+2 −0 ibex_tracer.core
+5 −1 lint/verilator_waiver.vlt
+39 −8 rtl/ibex_compressed_decoder.sv
+15 −1 rtl/ibex_controller.sv
+3 −0 rtl/ibex_core.sv
+30 −10 rtl/ibex_cs_registers.sv
+15 −1 rtl/ibex_decoder.sv
+9 −11 rtl/ibex_fetch_fifo.sv
+43 −28 rtl/ibex_id_stage.sv
+26 −23 rtl/ibex_if_stage.sv
+54 −50 rtl/ibex_load_store_unit.sv
+8 −2 rtl/ibex_multdiv_fast.sv
+6 −1 rtl/ibex_multdiv_slow.sv
+17 −0 shared/prim_assert.core
+197 −0 shared/rtl/prim_assert.sv
+1 −1 vendor/google_riscv-dv.lock.hjson
+4 −0 vendor/google_riscv-dv/.gitignore
+22 −23 vendor/google_riscv-dv/README.md
+60 −38 vendor/google_riscv-dv/cov.py
+10 −0 vendor/google_riscv-dv/qrun_option.f
+2 −0 vendor/google_riscv-dv/requirements.txt
+160 −107 vendor/google_riscv-dv/run.py
+3 −7 vendor/google_riscv-dv/scripts/gen_csr_test.py
+39 −21 vendor/google_riscv-dv/scripts/lib.py
+191 −182 vendor/google_riscv-dv/scripts/ovpsim_log_to_trace_csv.py
+51 −33 vendor/google_riscv-dv/scripts/riscv_trace_csv.py
+0 −2 vendor/google_riscv-dv/scripts/sail_log_to_trace_csv.py
+0 −1 vendor/google_riscv-dv/scripts/spike_log_to_trace_csv.py
+0 −1 vendor/google_riscv-dv/scripts/whisper_log_trace_csv.py
+142 −0 vendor/google_riscv-dv/src/deprecated/riscv_amo_instr_lib.sv
+531 −0 vendor/google_riscv-dv/src/deprecated/riscv_directed_instr_lib.sv
+11 −39 vendor/google_riscv-dv/src/deprecated/riscv_instr_base.sv
+700 −0 vendor/google_riscv-dv/src/deprecated/riscv_instr_gen_config.sv
+306 −0 vendor/google_riscv-dv/src/deprecated/riscv_instr_stream.sv
+454 −0 vendor/google_riscv-dv/src/deprecated/riscv_load_store_instr_lib.sv
+212 −0 vendor/google_riscv-dv/src/deprecated/riscv_loop_instr.sv
+0 −0 vendor/google_riscv-dv/src/deprecated/riscv_rand_instr.sv
+8 −0 vendor/google_riscv-dv/src/dv_defines.svh
+60 −0 vendor/google_riscv-dv/src/isa/riscv_amo_instr.sv
+384 −0 vendor/google_riscv-dv/src/isa/riscv_compressed_instr.sv
+70 −0 vendor/google_riscv-dv/src/isa/riscv_floating_point_instr.sv
+622 −0 vendor/google_riscv-dv/src/isa/riscv_instr.sv
+25 −0 vendor/google_riscv-dv/src/isa/riscv_vector_instr.sv
+7 −0 vendor/google_riscv-dv/src/isa/rv128c_instr.sv
+11 −0 vendor/google_riscv-dv/src/isa/rv32a_instr.sv
+27 −0 vendor/google_riscv-dv/src/isa/rv32c_instr.sv
+26 −0 vendor/google_riscv-dv/src/isa/rv32d_instr.sv
+4 −0 vendor/google_riscv-dv/src/isa/rv32dc_instr.sv
+26 −0 vendor/google_riscv-dv/src/isa/rv32f_instr.sv
+4 −0 vendor/google_riscv-dv/src/isa/rv32fc_instr.sv
+65 −0 vendor/google_riscv-dv/src/isa/rv32i_instr.sv
+9 −0 vendor/google_riscv-dv/src/isa/rv32m_instr.sv
+11 −0 vendor/google_riscv-dv/src/isa/rv64a_instr.sv
+7 −0 vendor/google_riscv-dv/src/isa/rv64c_instr.sv
+6 −0 vendor/google_riscv-dv/src/isa/rv64d_instr.sv
+4 −0 vendor/google_riscv-dv/src/isa/rv64f_instr.sv
+14 −0 vendor/google_riscv-dv/src/isa/rv64i_instr.sv
+5 −0 vendor/google_riscv-dv/src/isa/rv64m_instr.sv
+39 −34 vendor/google_riscv-dv/src/riscv_amo_instr_lib.sv
+37 −209 vendor/google_riscv-dv/src/riscv_asm_program_gen.sv
+247 −0 vendor/google_riscv-dv/src/riscv_debug_rom_gen.sv
+44 −0 vendor/google_riscv-dv/src/riscv_defines.svh
+60 −195 vendor/google_riscv-dv/src/riscv_directed_instr_lib.sv
+3 −0 vendor/google_riscv-dv/src/riscv_illegal_instr.sv
+6 −1 vendor/google_riscv-dv/src/riscv_instr_cov_item.sv
+371 −239 vendor/google_riscv-dv/src/riscv_instr_cover_group.sv
+58 −81 vendor/google_riscv-dv/src/riscv_instr_gen_config.sv
+79 −9 vendor/google_riscv-dv/src/riscv_instr_pkg.sv
+60 −100 vendor/google_riscv-dv/src/riscv_instr_stream.sv
+64 −27 vendor/google_riscv-dv/src/riscv_load_store_instr_lib.sv
+19 −19 vendor/google_riscv-dv/src/riscv_loop_instr.sv
+32 −0 vendor/google_riscv-dv/src/riscv_pseudo_instr.sv
+18 −0 vendor/google_riscv-dv/target/exp/riscvOVPsim.ic
+149 −0 vendor/google_riscv-dv/target/exp/riscv_core_setting.sv
+42 −0 vendor/google_riscv-dv/target/exp/testlist.yaml
+3 −0 vendor/google_riscv-dv/target/ml/riscv_core_setting.sv
+3 −0 vendor/google_riscv-dv/target/rv32i/riscv_core_setting.sv
+3 −0 vendor/google_riscv-dv/target/rv32imc/riscv_core_setting.sv
+3 −1 vendor/google_riscv-dv/target/rv64gc/riscv_core_setting.sv
+8 −2 vendor/google_riscv-dv/target/rv64gc/testlist.yaml
+3 −0 vendor/google_riscv-dv/target/rv64imc/riscv_core_setting.sv
+18 −5 vendor/google_riscv-dv/test/riscv_instr_base_test.sv
+42 −19 vendor/google_riscv-dv/test/riscv_instr_cov_test.sv
+58 −0 vendor/google_riscv-dv/test/riscv_instr_test.sv
+3 −0 vendor/google_riscv-dv/test/riscv_instr_test_pkg.sv
+1 −6 vendor/google_riscv-dv/yaml/base_testlist.yaml
+16 −0 vendor/google_riscv-dv/yaml/simulator.yaml

0 comments on commit 1c2f0d2

Please sign in to comment.