Skip to content
View povik's full-sized avatar
197 followers · 18 following
  • Prague, Czechia

Organizations

@MLAB-project @bolidozor @ODZ-UJF-AV-CR @ThunderFly-aerospace @YosysHQ @AsahiLinux @plutoprimed

Block or report povik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

5 stars written in Verilog
Clear filter

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

Verilog 915 154 Updated Sep 18, 2021

najaeda / naja

Structural Netlist API (and more) for EDA post synthesis flow development

Verilog 79 13 Updated Jan 16, 2025

skiphansen / panog2_ldr

Network based loader and flasher for Pano G2 devices

Verilog 14 3 Updated Jul 8, 2023

dkgrizzly / pano_term

Pano Term

Verilog 8 2 Updated Jun 4, 2023

DavidVentura / the-web

WebAssembly soft-core

Verilog 1 Updated Apr 24, 2024