The project was made on Intel Cyclone V FPGA , using System Verilog as part of Electronic Lab 1a course at the Technion, Israel. The project was made by me and by Yaniv Hassidof
saarst/FPGAbumpy
This branch is 1 commit ahead of Yanivhass/FPGAbumpy:master.
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|