Skip to content
View seali-rgb's full-sized avatar
  • Shanghai

Block or report seali-rgb

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
seali-rgb/README.md
  • 👋 Hi, I’m @seali-rgb
  • 👀 I’m interested in FPGA/digital design/embedded systems.
  • 🌱 I’m currently an fpga isp engineer
  • 💞️ I’m looking to collaborate on networking/image processing
  • 📫 How to reach me: [email protected]

Popular repositories Loading

  1. xge_mac_SV_UVM_tb xge_mac_SV_UVM_tb Public

    Forked from weicolor0502/xge_mac_SV_UVM_tb

    SystemVerilog 1

  2. verilog-ethernet verilog-ethernet Public

    Forked from alexforencich/verilog-ethernet

    Verilog Ethernet components for FPGA implementation

    Verilog 1

  3. core_ddr3_controller core_ddr3_controller Public

    Forked from ultraembedded/core_ddr3_controller

    A DDR3 memory controller in Verilog for various FPGAs

    Verilog 1

  4. xge_mac xge_mac Public

    Forked from freecores/xge_mac

    Ethernet 10GE MAC

    Verilog

  5. fifo_lib fifo_lib Public

    Forked from hellgate202/fifo_lib

    SystemVerilog

  6. dual_port_ram dual_port_ram Public

    Forked from hellgate202/dual_port_ram

    SystemVerilog