- 👋 Hi, I’m Mark Sears
- I'm a PhD student at UT Dallas studying FPGA implementation, tools, and algorithms.
- Right now I'm working on implementing a placement algorithm on the Xilinx Versal architecture.
- You can email me at [email protected]
🏠
Working from home
PhD student at UT Dallas studying FPGA implementation, tools, and algorithms.
Pinned Loading
-
mlir-aie
mlir-aie PublicForked from Xilinx/mlir-aie
An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.
MLIR
-
FM_Partitioning
FM_Partitioning PublicProgram which implements Fiduccia–Mattheyses partitioning algorithm
C++ 4
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.