Skip to content
View sgherbst's full-sized avatar

Block or report sgherbst

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

List of awesome semiconductor startups

Python 621 99 Updated Apr 30, 2025

Demo SoC for SiliconCompiler.

SystemVerilog 59 9 Updated Mar 7, 2025

Library of open source Process Design Kits (PDKs)

SourcePawn 41 7 Updated May 21, 2025

Verilator open-source SystemVerilog simulator and lint system

C++ 2,898 668 Updated May 23, 2025

Hardware abstraction library

Verilog 27 5 Updated Apr 28, 2025

A SystemVerilog source file pickler.

Rust 56 6 Updated Oct 20, 2024

Share your terminal as a web application in bind/reverse mode

Go 137 24 Updated May 9, 2025

Demo: how to create a custom EBRICK

SystemVerilog 21 2 Updated Nov 20, 2024

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,939 649 Updated May 23, 2025

SvelteKit powered static site generator - npm installable on existing projects, no dedicated repo required.

Svelte 3 Updated Nov 10, 2024

Precise and flexible generation of stimuli for neuroscience experiments.

Python 7 2 Updated Apr 23, 2025

Communication framework for RTL simulation and emulation.

Python 287 23 Updated Mar 18, 2025

Generate a website from markdown with a minimum of fuss.

Svelte 10 Updated Apr 4, 2024

Modern dev tools for Tcl • includes a linter, formatter, and editor integration.

Python 53 5 Updated May 17, 2025

Universal Memory Interface (UMI)

Verilog 145 13 Updated May 12, 2025

cocotb: Python-based chip (RTL) verification

Python 1,981 553 Updated May 22, 2025

A bounded single-producer single-consumer wait-free and lock-free queue written in C++11

C++ 993 135 Updated Jan 4, 2024

Xv6 for RISC-V

C 8,051 3,017 Updated Sep 6, 2024

Run your GitHub Actions locally 🚀

Go 62,926 1,639 Updated May 23, 2025

Modular hardware build system

Python 993 102 Updated May 23, 2025

Verilog AXI components for FPGA implementation

Verilog 1,719 484 Updated Feb 27, 2025

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,496 825 Updated Jun 27, 2024

FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility

Scala 928 238 Updated May 11, 2025

List of awesome open source hardware tools, generators, and reusable designs

Python 2,054 197 Updated Mar 10, 2025

Open source machine learning accelerators

Scala 379 30 Updated Mar 24, 2024

COLMAP - Structure-from-Motion and Multi-View Stereo

C++ 8,654 1,640 Updated May 23, 2025

K3D lets you create 3D plots backed by WebGL with high-level API (surfaces, isosurfaces, voxels, mesh, cloud points, vtk objects, volume renderer, colormaps, etc). The primary aim of K3D-jupyter is…

Python 984 122 Updated Jul 3, 2024

Python library for operations with VCD and other digital wave files

Python 50 6 Updated Jun 6, 2024

RF and Microwave Engineering Scikit

Python 783 301 Updated May 16, 2025
Next