Skip to content
View shanliwa1's full-sized avatar
  • Intel
  • Beijing

Block or report shanliwa1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

11 results for forked starred repositories
Clear filter

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

SystemVerilog 12 4 Updated Sep 27, 2024

Ariane is a 6-stage RISC-V CPU

SystemVerilog 117 25 Updated Dec 4, 2019

GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……

C 88 38 Updated Jul 15, 2024

Linux Kernel Performance tests

Shell 256 153 Updated Sep 28, 2024

📚 经典技术书籍 PDF 文件,持续更新...

870 554 Updated Feb 26, 2024
149 88 Updated Oct 31, 2021

Training examples for SYCL

C++ 38 22 Updated Mar 4, 2024

Generic system-wide modern C++ for heterogeneous platforms with SYCL from Khronos Group

C++ 76 9 Updated Jan 28, 2021

Linux kernel source tree

C 427 408 Updated Oct 8, 2024

SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitatio…

Verilog 1 Updated Dec 15, 2017

Dense visual SLAM for RGB-D cameras

C++ 12 5 Updated Jun 27, 2016