Verilog HDL design and training Verilog HDL 设计与实战书籍源代码 可根据书籍目录学习代码
-
Notifications
You must be signed in to change notification settings - Fork 1
sheepsleep/Verilog-HDL-design-and-training
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog HDL design and training
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published