Skip to content
View shetor's full-sized avatar

Block or report shetor

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in Verilog
Clear filter

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,710 580 Updated Jan 5, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,225 289 Updated May 8, 2024

RePlAce global placement tool

Verilog 220 74 Updated Aug 13, 2020

Hardware implementation of Karatsuba multiplication algorithm

Verilog 1 Updated Jun 19, 2023