Project consist of Karatsuba 64bit x 64bit multiplication algorithm implemented in Verilog, testbench, ARM processor which communicates with Karatsuba IP over AXI Lite interface, python scripts used for generating test values and communication with board over uart.
Project was implemented and run on Zybo board
uart_com.py tests if system is working correctly by sending data to board and then comparing results
