Popular repositories Loading

1. avsd_PLL avsd_PLL Public

   Phase-Locked-Loop (PLL) IC design on Open Source Google-Skywater 130nm

2. avsdpll_1v8 avsdpll_1v8 Public

   Forked from lakshmi-sathi/avsdpll_1v8

   8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room tempe…

3. dvsdpiso_3v3 dvsdpiso_3v3 Public

   incomplete

4. OpenLane OpenLane Public

   Forked from The-OpenROAD-Project/OpenLane

   OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.

   Verilog