Skip to content
View tallenintegsys's full-sized avatar
💭
writin' System Verilog, Android Java, C, and assembly (mostly x86_64 and ARM)
💭
writin' System Verilog, Android Java, C, and assembly (mostly x86_64 and ARM)

Block or report tallenintegsys

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. glitchGenerator glitchGenerator Public

    Really a fancy pulse generator specialized to generating glitch pulses

    SystemVerilog

  2. dedup dedup Public

    file (inode) level de-duplication

    C++

  3. 16SegmentScrollingMarque 16SegmentScrollingMarque Public

    This Verilog is used with a Lattice MachXO3 and 16 segment displays

    Verilog 1

  4. MapTouch MapTouch Public

    Explore maps you cannot see

    Java 1

  5. LatticeLedTest LatticeLedTest Public

    messing about with a Lattice MachO3 and some 16 segment displays

    Verilog

  6. computer_8bit computer_8bit Public

    Implementation of a popular 8-bit computer on a Cyclone IV

    SystemVerilog