Skip to content
View tyouxu's full-sized avatar
0 followers · 3 following

Block or report tyouxu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (20)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Stars

16 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,198 765 Updated Jun 27, 2024

SI-RISCV / e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,643 1,019 Updated Mar 24, 2021

XUANTIE-RV / wujian100_open

IC design and development should be faster，simpler and more reliable

Verilog 1,879 573 Updated Dec 31, 2021

The-OpenROAD-Project / OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,708 582 Updated Jan 3, 2025

pConst / basic_verilog

Must-have verilog systemverilog modules

Verilog 1,684 386 Updated Nov 7, 2024

riscv-mcu / e203_hbirdv2

The Ultra-Low Power RISC-V Core

Verilog 1,351 348 Updated Oct 9, 2024

risclite / R8051

8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

Verilog 165 44 Updated Oct 9, 2019

freecores / verilog_fixed_point_math_library

Fixed Point Math Library for Verilog

Verilog 123 35 Updated Jul 17, 2014

freecores / dma_axi

AXI DMA 32 / 64 bits

Verilog 102 33 Updated Jul 17, 2014

freecores / 8051

8051 core

Verilog 99 33 Updated Jul 17, 2014

freecores / dma_ahb

AHB DMA 32 / 64 bits

Verilog 52 21 Updated Jul 17, 2014

abdelazeem201 / Design-and-ASIC-Implementation-of-32-Point-FFT-Processor

I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) h…

Verilog 39 2 Updated Dec 3, 2023

MorrisMA / M65C02A

Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)

Verilog 31 9 Updated Mar 15, 2022

w32agobot / SKY130_SAR-ADC

Fully-differential asynchronous non-binary 12-bit SAR-ADC

Verilog 29 8 Updated Jun 13, 2023

alexforencich / dma-bench

Verilog 25 11 Updated Jun 12, 2022

freecores / minirisc

Mini-Risc core

Verilog 6 8 Updated Dec 4, 2017