Skip to content
View velicharlagokulkumar's full-sized avatar

Block or report velicharlagokulkumar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Beta Lists are currently in beta. Share feedback and report bugs.
Showing results

PYNQ Composabe Overlays

Tcl 65 23 Updated Jun 17, 2024

PYNQ example of an OFDM Transmitter and Receiver on RFSoC.

VHDL 44 16 Updated May 24, 2023

Fourth iteration of my personal website built with Gatsby

JavaScript 7,535 3,726 Updated Jul 28, 2024

Verilog AXI components for FPGA implementation

Verilog 1,459 438 Updated Dec 7, 2023

sockit golden hardware reference design

Verilog 1 1 Updated Nov 23, 2013

Examples using the Cyclone V SoC chip

C 104 39 Updated May 22, 2019