soc-project

All the files we used for the EE382V SoC Design class project

See readme files in each of the main level folders for details.

Structure of Project

dc - Design Compiler fpga - Xilinx tools folder (may not be used) hls - High-Level Synthesis for Catapult profiling - software profiling folder