Skip to content
View xiuminxu's full-sized avatar

Block or report xiuminxu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. xxm xxm Public

  2. spi_flash spi_flash Public

    Forked from C-L-G/spi_flash

    spi flash interface x1 x2 x4

    SystemVerilog

  3. SPI_configure_registers SPI_configure_registers Public

    Forked from C-L-G/SPI_configure_registers

    通过spi配置寄存器

    SystemVerilog

  4. altera_vdma_ddr altera_vdma_ddr Public

    Forked from C-L-G/altera_vdma_ddr

    altera video DMA

    Verilog

  5. Open_RegModel Open_RegModel Public

    Forked from zhajio1988/Open_RegModel

    🐥Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.

    Verilog

  6. embeddedsw embeddedsw Public

    Forked from Xilinx/embeddedsw

    Xilinx Embedded Software (embeddedsw) Development

    HTML