Skip to content
View yunsong1's full-sized avatar

Block or report yunsong1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
40 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,468 732 Updated Feb 27, 2025

Verilog AXI components for FPGA implementation

Verilog 1,633 477 Updated Feb 27, 2025

Verilog PCI express components

Verilog 1,236 323 Updated Apr 26, 2024

The RIFFA development repository

Verilog 802 321 Updated Jun 11, 2024

An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。

Verilog 621 187 Updated Sep 15, 2023

Verilog I2C interface for FPGA implementation

Verilog 583 178 Updated Feb 27, 2025

synthesiseable ieee 754 floating point library in verilog

Verilog 574 149 Updated Mar 13, 2023

Verilog UART

Verilog 454 132 Updated Feb 27, 2025

A simple, basic, formally verified UART controller

Verilog 290 48 Updated Jan 29, 2024

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

Verilog 250 71 Updated Sep 15, 2023

An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。

Verilog 237 46 Updated Sep 18, 2024

An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。

Verilog 169 35 Updated Sep 15, 2023

Verilog module for calculation of FFT.

Verilog 167 54 Updated Aug 22, 2012

This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调试器。

Verilog 160 34 Updated Sep 14, 2023

2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。

Verilog 146 11 Updated Nov 3, 2024

【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器

Verilog 137 28 Updated Apr 10, 2023

MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.

Verilog 122 37 Updated May 8, 2020

An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。

Verilog 120 23 Updated Jan 26, 2024

2023集创赛紫光同创杯一等奖项目

Verilog 95 8 Updated Jan 7, 2024

基于FPGA进行车牌识别

Verilog 70 15 Updated Oct 19, 2023

2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)

Verilog 52 4 Updated Mar 7, 2025

NES emulator for Xilinx KV260 FPGA board

Verilog 49 7 Updated Jul 24, 2022

学习AXI接口,以及xilinx DDR3 IP使用

Verilog 35 15 Updated Mar 6, 2017

The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boa…

Verilog 31 6 Updated Jun 11, 2024

Greedy Snake game on Nexys 4 DDR with Verilog.

Verilog 23 9 Updated Jul 15, 2022

基于FPGA的三速以太网UDP协议栈设计

Verilog 22 6 Updated Mar 24, 2024

An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。

Verilog 22 4 Updated Sep 18, 2024

fpga based nes box

Verilog 21 19 Updated Sep 20, 2021

【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品:Cortex-M0智能飞机大战游戏机 开源项目

Verilog 19 Updated Jul 13, 2024

该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品

Verilog 19 3 Updated Jan 23, 2025
Next