Skip to content
View yunsong1's full-sized avatar

Block or report yunsong1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A project of IIC-EEPROM by Verilog.

Verilog 2 Updated Oct 4, 2023

This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调试器。

Verilog 160 34 Updated Sep 14, 2023

基于FPGA的PCIe 板卡,支持 离散量输入输出、ARINC429协议

15 4 Updated Dec 1, 2022

Xilinx QDMA IP Drivers

C 617 437 Updated Mar 4, 2025

Git extension for versioning large files

Go 13,291 2,082 Updated Mar 5, 2025

Performs Circular, Hyperbolic, and Linear for Rotation and Vectors to compute elementary functions

MATLAB 1 Updated Oct 10, 2023

MATALB Implementation of all modes of CORDIC

MATLAB 1 Updated Aug 31, 2019

MATLAB implementation of "Single Image Haze Removal Using Dark Channel Prior"

MATLAB 127 45 Updated Mar 30, 2024

👀 MinGW 32bit and 64bit version of OpenCV compiled on Windows. Including OpenCV 3.3.1, 3.4.1, 3.4.1-x64, 3.4.5, 3.4.6, 3.4.7, 3.4.8-x64, 3.4.9, 4.0.0-alpha-x64, 4.0.0-rc-x64, 4.0.1-x64, 4.1.0, 4.1.…

986 219 Updated Mar 5, 2022

The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to replicate using any simulator and any of the available FPGA boa…

Verilog 31 6 Updated Jun 11, 2024

Single Image Haze Removal Using Dark Channel Prior

Python 321 91 Updated Jan 29, 2021

基于暗通道先验的图像去雾的Python实现

Python 82 26 Updated Oct 28, 2016

基于FPGA进行车牌识别

Verilog 70 15 Updated Oct 19, 2023

2024年全国大学生FPGA创新设计竞赛-紫光同创赛道-赛题三

Verilog 6 Updated Nov 14, 2024

该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品

Verilog 19 3 Updated Jan 23, 2025

tetris game on FPGA

Verilog 11 3 Updated Jun 5, 2016

a FPGA implementation for tetris game.

Verilog 17 6 Updated Jun 18, 2016

数字逻辑课程设计,在Spartan-3的板上实现一个贪吃蛇的小游戏。

Verilog 15 1 Updated Jan 27, 2016

Greedy Snake game on Nexys 4 DDR with Verilog.

Verilog 23 9 Updated Jul 15, 2022

Conquer Any Code in VSCode: One-Click Comments, Conversions, UI-to-Code, and AI Batch Processing of Files! 在 VSCode 中征服任何代码:一键注释、转换、UI 图生成代码、AI 批量处理文件!💪

TypeScript 2,518 173 Updated Mar 8, 2025

FPGA实现各种小游戏,学习并快乐着

VHDL 70 18 Updated May 16, 2022

A very simple and easy to understand RISC-V core.

C 1,176 197 Updated Nov 9, 2023

第八届集创赛紫光同创杯国二FPGA部分

Verilog 14 Updated Sep 23, 2024

基于紫光fpga的电视氛围灯

1 Updated Jun 2, 2023

PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]

Python 13 Updated Oct 12, 2024

紫光同创FPGA大赛

Verilog 4 Updated Nov 11, 2024

2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)

Verilog 52 4 Updated Mar 7, 2025

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

8 1 Updated May 15, 2022

NES emulator for Xilinx KV260 FPGA board

Verilog 49 7 Updated Jul 24, 2022

How To Ask Questions The Smart Way 《提问的智慧》简体中文版

58 13 Updated Apr 9, 2017
Next