GitHub - zhangys13/MIPS_AES: Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;

zhangys13 / MIPS_AES Public

Notifications You must be signed in to change notification settings
Fork 0
Star 4

Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 8 Commits
asm		asm
sim		sim
src		src
tb		tb
readme.txt		readme.txt

Repository files navigation

-# MIPS_AES
-Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;
-
-My fisrt time to use git, so it is just a test;

To run the sim, do as following:

1) open a terminal in PWD "MIPS_AES/sim"
2) type command "./aes_sim.run" to run the shell script.

THANK YOU! :)