Skip to content
View zhilix's full-sized avatar
  • Austin
  • 20:04 (UTC -06:00)

Highlights

  • Pro

Block or report zhilix

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Python 11 1 Updated Jul 2, 2024

Neurips'24

Python 1 2 Updated Dec 13, 2024

Pathfinder routing algorithm practice

C++ 12 3 Updated May 2, 2017

The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

LLVM 30,366 12,505 Updated Jan 21, 2025

Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation

Python 9 2 Updated Jan 18, 2025

[FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.

Python 119 18 Updated Dec 20, 2022

A Routability-driven FPGA Macro Placer Considering the Relative Placement Constraints and Regional Constraints

C++ 6 Updated Jan 12, 2025

The first version of TritonPart

Verilog 23 2 Updated Jan 2, 2024

Matplotlib styles for scientific plotting

Python 7,365 715 Updated Jan 13, 2025

A Toolkit for Programming Parallel Algorithms on Shared-Memory Multicore Machines

C++ 337 63 Updated Dec 9, 2024

Deep learning toolkit-enabled VLSI placement

C++ 738 211 Updated Jan 10, 2025

A General-purpose Task-parallel Programming System using Modern C++

C++ 10,486 1,228 Updated Jan 14, 2025

ECE382V Parallel Algorithms (Fall 2023, UT Austin)

C++ 1 Updated Nov 28, 2023

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 582 145 Updated May 26, 2023

Python library for Multi-Armed Bandits

Jupyter Notebook 738 156 Updated Feb 11, 2020

Verilog to Routing -- Open Source CAD Flow for FPGA Research

C++ 1,043 401 Updated Jan 21, 2025
Verilog 44 5 Updated Jun 4, 2023

List of unsupervised (self-supervised) graph neural network (GNN) methods.

27 Updated Nov 27, 2020

Graph Neural Network Library for PyTorch

Python 21,761 3,732 Updated Jan 20, 2025

Minimal implementation of clipped objective Proximal Policy Optimization (PPO) in PyTorch

Python 1,836 359 Updated Jul 9, 2024

This repository implements variational graph auto encoder by Thomas Kipf.

Python 396 73 Updated Sep 20, 2021

Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes

Roff 60 13 Updated Oct 27, 2024

Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN and FlexPlanner.

Raku 220 49 Updated Nov 26, 2024

Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source

Verilog 237 44 Updated Nov 4, 2024

AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BRAM...)

C++ 98 20 Updated Mar 9, 2024

CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)

Python 324 51 Updated Dec 16, 2024

🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit

C++ 132 17 Updated Oct 8, 2024
Next