Skip to content
View BambangTW's full-sized avatar

Highlights

  • Pro

Block or report BambangTW

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. tt09-ITS-RISCV tt09-ITS-RISCV Public

    Forked from TinyTapeout/tt09-verilog-template

    Submission template for Tiny Tapeout 9 - Verilog HDL Projects

    Verilog 1

  2. scr1-sdk scr1-sdk Public

    Forked from syntacore/scr1-sdk

    open-source SDKs for the SCR1 core

    C

  3. fpga-sdk-prj fpga-sdk-prj Public

    Forked from syntacore/fpga-sdk-prj

    FPGA-based SDK projects for SCRx cores

    Verilog

  4. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog

  5. ttihp-ITS-RISCV ttihp-ITS-RISCV Public template

    Forked from TinyTapeout/ttihp-verilog-template

    Verilog

  6. underserved_IHP underserved_IHP Public

    Forked from olofk/underserved

    Verilog