This project contains the example Verilog source code and Yosys graph generation scripts for my Logic Primitive Transformations with Yosys Techmap blog post.

To run the scripts:

• Install Yosys.
• Run:

yosys -s mul.yosys
yosys -s add_reduce.yosys