Skip to content
View lucasLi920's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report lucasLi920

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
  • axi Public

    Forked from pulp-platform/axi

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog Other Updated Jan 16, 2024
  • pulp Public

    Forked from pulp-platform/pulp

    This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.

    SystemVerilog Other Updated Oct 5, 2023
  • for my hero blog

    CSS Updated Aug 4, 2023
  • hexo_blogs Public

    My Hero blogs markdown files

    GNU General Public License v3.0 Updated Jul 25, 2023
  • This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

    SystemVerilog Other Updated Feb 13, 2023
  • lucasLi920 Public

    Config files for my GitHub profile.

    Updated Oct 11, 2021
  • simple AMBA systems reference

    Verilog Updated Jan 19, 2016