- Novi Sad
- in/milannedic
Highlights
- Pro
-
-
tiny-gpu Public
Forked from adam-maj/tiny-gpuA minimal GPU design in Verilog to learn how GPUs work from the ground up
SystemVerilog UpdatedApr 30, 2024 -
litex Public
Forked from enjoy-digital/litexBuild your hardware, easily!
C Other UpdatedApr 5, 2024 -
systemc-compiler Public
Forked from intel/systemc-compilerThis tool translates synthesizable SystemC code to synthesizable SystemVerilog.
C++ Other UpdatedAug 28, 2023 -
-
xilinx_axidma Public
Forked from bperez77/xilinx_axidmaA zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logi…
C MIT License UpdatedJan 12, 2023 -
PYNQ_Composable_Pipeline Public
Forked from Xilinx/PYNQ_Composable_PipelinePYNQ Composabe Overlays
Tcl BSD 3-Clause "New" or "Revised" License UpdatedDec 17, 2022 -
-
-
libsystemctlm-soc Public
Forked from Xilinx/libsystemctlm-socSystemC/TLM-2.0 Co-simulation framework
Verilog Other UpdatedAug 22, 2022 -
kfifo Public
Forked from liigo/kfifokfifo, a generic userspace FIFO implementation, port from Linux kernel
C GNU General Public License v2.0 UpdatedMay 17, 2022 -
kv260_imx219_to_displayport Public
Forked from gtaylormb/ultra96v2_imx219_to_displayportRaspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
Tcl MIT License UpdatedFeb 13, 2022 -
kfifo-examples Public
Forked from sysprog21/kfifo-examplesLinux kernel module examples about kfifo
C GNU General Public License v2.0 UpdatedJul 27, 2021 -
register-mode-dma Public
Forked from surangamh/register-mode-dmaA register mode DMA example that demonstrates moving data from a traffic generator to DDR memory
Verilog UpdatedApr 18, 2021 -
ringbuffer Public
Forked from dennis-musk/ringbuffera ring buffer like kfifo, work in linux kernel and user space, test on kernel 3.16 on both x86 and ARM platform
C UpdatedDec 13, 2020 -
-
zedboard_axi4_master_burst_example Public
Forked from k0nze/zedboard_axi4_master_burst_exampleQuick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)
Verilog UpdatedMay 27, 2020 -
nitefury-popr Public
Forked from HackerFoo/nitefury-poprVerilog GNU General Public License v3.0 UpdatedMar 18, 2020 -
MSREAL Public
Forked from DjordjeMiseljic/MSREALOvaj repozitorijum ce obuhvatati sav materijal koji je potreban za laboratorijske vezbe predmeta MSREAL.
C UpdatedOct 23, 2019 -
SystemC_SVM Public
Forked from DjordjeMiseljic/SystemC_SVMBuilding a SystemC model of hardware accelerator for SVM number recognition
C++ UpdatedSep 9, 2018 -
pcimem Public
Forked from numato-viya/pcimemSimple program to read & write to a pci device from userspace
C GNU General Public License v2.0 UpdatedJul 25, 2016