Skip to content
View mjao1's full-sized avatar

Highlights

  • Pro

Block or report mjao1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cnn-fpga cnn-fpga Public

    Convolutional Neural Network on FPGA trained on MNIST dataset

    Verilog 1

  2. sobel-edge-detection-fpga sobel-edge-detection-fpga Public

    A convolution-based Sobel edge detection system on the Nexys A7 FPGA.

    Verilog 1

  3. object-recognition-turret object-recognition-turret Public

    Object Recognition Turret

    Python 1

  4. gate-level-alu gate-level-alu Public

    A 4-bit Arithmetic Logic Unit (ALU) built at gate level abstraction and implemented on the Basys 3 Artix-7 FPGA.

    Verilog 1

  5. osmosis osmosis Public

    A digital hardware implementation of a cell membrane simulation game designed for an Artix-7 FPGA using Verilog.

    Verilog 1

  6. sine-art-plotter sine-art-plotter Public

    A custom CNC plotter that draws uploaded images in the form of sine waves.

    Python 2