This project is a final project in my master studies and it's done in a team of 2 people, Petar Stamenkovic and myself.
assembly systemverilog formal-verification risc-v multicore-cpu singlecycle-processor jasper-gold ripes
-
Updated
Dec 24, 2024 - SystemVerilog