Skip to content

14-bit CPU implementation in Logisim. This is a 14-bit RISC CPU logisim implementation. All files are included in this single repository.

Notifications You must be signed in to change notification settings

uttamsaha/14-bit-RISC-CPU-Implementation

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

14-bit-RISC-CPU-Implementation

14-bit CPU implementation in Logisim. This is a 14-bit RISC CPU logisim implementation. All files are included in this single repository. Datapath, Register Circut,Register File 1 bit ALU, 14 bit ALU, Final ALU, Control Signals and Control Unit

Designed by Uttam Kumar Saha

Datapath Design:

Register Circuit:

Register File:

ALU Circuit:

1-bit ALU:

14 bit ALU:

Final ALU:

Shifter Circuit:

Control Signals Circuit 1:

Control Signal Circuit 2:

Control Unit 1:

Control Unit 2:

About

14-bit CPU implementation in Logisim. This is a 14-bit RISC CPU logisim implementation. All files are included in this single repository.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages